Results on a large dynamic front end integrated circuit for readout of Avalanche Photo Diode with an associated low consumption non linear compressor scheme. are presented.
I. INTRODUCTION
The challenging experimental conditions, under which the LHC detectors will have to run, have triggered a series of R&D activities in many fields, particularly in photodetectors and their associated electronics. We present a-front-end electronic designed to be a trade-off between wide band low noise and low power consumption. The huge dynamic range of the detector is compressed to fit within a fast (40 MHz)
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A J --V.Supply PREAMPLIFIER g5 i 12 bits digitization. This electronic consists of a large dynamic, low-gain preamplifier, coupled to a shapingamplifier set and an analog compressor [l] . The synoptic diagram is shown on Fig. 1 . An ASIC has been designed in the framework of Cadence software with Spice+ of AWB and Spectre of Artist respectively for the simulation and the layout. The technology used is the 1.2 pm BiCMOS of A.M.S.*. This design should be easy to move to radiationhard technology such as DMILL. An ASIC realization has been done in DIL 8 pin package for the preamplifier and in a JLCC 28 pin package for the compressor shaping amplifier part. All amplifier elements of the chain are similar and cascaded to the next one through a 50-ohm load, the output of each stage can be extracted to operating test purposes.
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Ampli.1. For all the range of variation the overall R.M.S. noise varies only by a factor 3 as the result of a compensation effect with the bandwidth reduction, due to the input capacity increase on the -50-ohm-equivalent impedance of the input. The bandwidth reduction even for 800 pF is acccptable and gives the following parameter values: peaking time max = 25 ns, fall time max = 250 ns, slope = 0.400 mV/pA. The parameters of the preamplifier are summarized in Table 1 . 
IV. THE COMPRESSOR
A compression function has been designed through the four stages shaping-amplifier chain with the use of MOS transistors in derivation on the feedback resistor of each stage. The distributed compression function on the four amplifier stages has been chosen to cover 300 pA input current (-300 GeV) into a 11 bit range and the overall dynamic needed to fit the full range of amplitude into the limited 12 bit adc range presently available on the market. The compression is obtained by the progressive conduction of the MOS transistors controlled by the amplitude of the output signal according to the polarization threshold of the transistors. l h e total gain of the shaping-amplifying chain is decreased from its maximum value (40) to -1. For a square test pulse similar in charge and current to the expected APD signal like in CMS detector [3], Fig. 4a displays the noncompressed negative signal and the compressed output signal measured with one compression stage only, followed by a RC filter slowing down the output signal to a peaking time of 40 ns. l'he peaking time drift stays within the 6 ns width in the full amplitude range to be compared to the 4 ns obtained by the simulation in the same conditions. Fig. 4b shows the measured compression function for one stage and the simulated one for the four compression stages of Fig. 1 . The right scale of Fig. 4b refers to the slope of the system. With Fig. 1 configuration, a sufficient gain would be obtained for the small signals as well as a sufficient compression function for the full dynamic range foreseen, with a minimum peaking time shift.
The present compressor scheme does not increase power consumption in its steady state and does not add extra noise. For the measuring conditions of Fig. 4a , decompression has been made with measured Look-Up Tables (LUT) establishing the correspondence between the compressed amplitude and the not compressed ones, versus time. Taking into account the time drift mentioned above as displayed on Fig. 5 , the decompression has been made with a 40 MHz clock through 5 LUT used for the waveform reconstruction and 1 LUT for the amplitude correction. Fig. 6a shows the reconstructed signal, measured after compression in the conditions of Fig. 4a (one compression stage) and the amplitude error caused by the peaking time drift is shown in Fig. 6b . This last correction measured by the calibration is included in the LUT used for the pulse reconstruction.
V. CONCLUSIONS
A complete front end chain has been designed, including a preamplifier shaper-driver associated with one or four shaping-amplifier-compressor-drivers. The compression setup does n o t increase the consumption nor the noise of the system. In the present design, for a full bandwidth, an equivalent input noise of 2300 e has been reached with a peaking time of 35 ns stable within 6 ns in the full dynamic range greater than 17 bits. The compressionidecompression scheme, with the measured LUT implemented on a PC, is able to reconstruct the current input within some 10 ' and for ii 12 bits adc the error of the measurement at peak after decompression in a LUT is dominated by the digitization. 
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